Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    256TBB2 Search Results

    256TBB2 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    27C010-70

    Abstract: 1N3064 27C010 C0104 CY27C010
    Text: W r* CYPRESS Features ADVANCED INFORMATION 128K X 8 CMOS EPROM Functional Description • CMOS for optimum speed/power • High speed — — 70 ns max. • Low power — 220 mW max. — Less than 85 mW when deselected • Byte-wide memory organization • 1 0 0 % reprogrammable in the


    OCR Scan
    PDF CY27C010 32-pin 32-pin, 600-mil -32-pin CY27C010 27C010-70 1N3064 27C010 C0104

    TDA 11106

    Abstract: ami bios 486dx vesa local bus ldev intel 486SL 82c596 am486 Block Diagram AMI bios power management E5EF 486 system bus 486dx isa bios
    Text: PRELIMINARY C Y PR E SS Features • Provides an interface between the PCI Local Bus and the CPU bus • PCI Bus Rev. 2.0 compliant • Supports Intel 486DX, 486DX2, 486SX, 486SL, P24T, AMD AM486 and Cyrix Cx486S2 M6/M7 CPUs • Interfaces with Cypress CY82C596 or


    OCR Scan
    PDF CY82C 486DX, 486DX2, 486SX, 486SL, AM486 Cx486S2 CY82C596 CY82C297 D01b27b TDA 11106 ami bios 486dx vesa local bus ldev intel 486SL 82c596 am486 Block Diagram AMI bios power management E5EF 486 system bus 486dx isa bios

    Untitled

    Abstract: No abstract text available
    Text: Features • Multiple clock outputs to meet re­ quirements of OPTi Viper chipset — Five CPU clocks @ 66.66 MHz, 60 MHz, and 50 MHz, pin selectable — One Early clock, leads CPU clocks by 2 to 5 ns — Six PCI clocks CPUCLK/2 — Two Ref. clocks @ 14318 MHz


    OCR Scan
    PDF CY2255 28-Pin

    Untitled

    Abstract: No abstract text available
    Text: 32K x 9 Static RAM Features Functional Description • High speed — 20 ns The CY7C188 is a high-performance CMOS static RAM organized as 32,768 words by 9 bits. Easy memory expansion is provided by an active-LOW chip enable CEi , an active-HIGHchip enable (CE 2 ),


    OCR Scan
    PDF CY7C188

    Untitled

    Abstract: No abstract text available
    Text: PRELIM INARY CY82C691 Pentium hyperCache™ Chipset System Controller Features • Provides control for the cache, system memory, and the PCI bus • PCI Bus Rev. 2.1 compliant • Supports 3V Pentium™, AMD K5, K6, and Cyrix 6x86 M1 CPUs • Support for WB or WT L1 cache


    OCR Scan
    PDF CY82C691 8Kx21

    Untitled

    Abstract: No abstract text available
    Text: CY7C460 CY7C462 CY7C464 m f C Y PR ESS Features Cascadable 8K x 9 FIFO Cascadable 16Kx 9 FIFO Cascadable 3 2 K x 9 F IF O Functional Description d ata outputs go to the high-im pedance state w hen R is H IG H . T he CY7C460, CY7C462, and CY7C464 . A H alf Full H F output flag is provided


    OCR Scan
    PDF CY7C460 CY7C462 CY7C464 CY7C460, CY7C462,

    n20s

    Abstract: CY7C9700-NC PIO-12 Repeater rf unmanaged repeater 100BASE-FX CY7C9700 CY7C9701 0C220
    Text: Fast Ethernet Repeater Controller • Repeater loopback mode for testing Features • 13 Port IEEE 802.3u compliant 100BASE-T Repeater Controller • Serial EEPROM interface supports custom repeater configurations • 13 General purpose programmable I/O pins


    OCR Scan
    PDF CY7C9700 100BASE-T 100BASE-TX 100BASE-FX 100BASE-T4 DQ22104 208-Lead SQ-30 17bc10 n20s CY7C9700-NC PIO-12 Repeater rf unmanaged repeater 100BASE-FX CY7C9700 CY7C9701 0C220

    cl96

    Abstract: D-5200 7C196 A12C CY7C194 CY7C195 CY7C1-95 CY7C196 Cypress 7c194 ZP10
    Text: CY7C194 CY7C195 CY7C196 *0 C Y PR ESS 64K x 4 Static RAM Features Functional Description • High speed — 12 ns • Output enable OE feature (7C195 and 7C196) • CMOS for optimum speed/power • Low active power — 880 mW • Low standby power — 220 mW


    OCR Scan
    PDF CY7C194 CY7C195 CY7C196 7C195 7C196) CY7C194, CY7C195, CY7C196 cl96 D-5200 7C196 A12C CY7C1-95 Cypress 7c194 ZP10

    Untitled

    Abstract: No abstract text available
    Text: CY7C383A CY7C384A *= CYPRESS Very High Speed 2K 6K Gate CMOS FPGA — Fast, fully autom atic place and route — Waveform simulation with back annotated net delays — PC and workstation platforms Robust routing resources — Fully automatic place and route of


    OCR Scan
    PDF CY7C383A CY7C384A CY7C383A) CY7C384A) CY7C384A-0G 84-Pin CY7C384A-0JC 84-Lead CY7C384Aâ 100-Pin

    C3816

    Abstract: No abstract text available
    Text: IIIWI IdlllW. IVIUMUdy, MUyU£>l I / , \ W £ Revision: Wednesday, March 16,1994 CY7C381 CY7C382 W CYPRESS Features • Very high speed — Loadable counter frequencies greater than 100 MHz — Chip-to-chip operating frequencies up to 85 MHz — Input + logic cell + output delays


    OCR Scan
    PDF 68-pin 16-bit 256Tbb2 C3816