74LS169BN
Abstract: 74S169
Text: TYPES SN54LS169B, SN54S168, SN54S169, SN74LS169B, SN74S168, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN COUNTERS OCTOBER 1976 —REVISED MAY 1983 S168 . . . SYNCHRONOUS UP/DOW N DECADE COUNTERS 'LS169B, 'S169 . . . SYNCHRONOUS UP/DO W N BINARY COUNTERS SN 54S 168, 5N 54LS169B, S N 54S 169 . . . J OB W PACKAGE
|
OCR Scan
|
PDF
|
SN54LS169B,
SN54S168,
SN54S169,
SN74LS169B,
SN74S168,
SN74S169
LS169B,
54LS169B,
74LS169BN
74S169
|
LS138
Abstract: SN54ALS138
Text: TYPES SN54ALS138, SN54AS138, SN74ALS138, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS D 2 6 6 1 , APRIL 1 9 8 2 — REVISED DECEMBER 1 9 8 3 Designed Specifically for High-Speed Mem ory Decoders and Data Transmission Systems SN 54A LS138, SN 54A S 138 .
|
OCR Scan
|
PDF
|
SN54ALS138,
SN54AS138,
SN74ALS138,
SN74AS138
LS138,
225Q12
LS138
SN54ALS138
|
74ls74a ic
Abstract: SN54L74
Text: TYPES SN5474, SN54H74, SN54L74, SN54LS74A, SN54S74, SN7474, SN74H74, SN74LS74A, SN74S74 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR R E V IS E D D E C E M B E R 1983 Package Options Include Both Plástic and Ceram ic Chip Carriers in Addition to Plastic
|
OCR Scan
|
PDF
|
SN5474,
SN54H74,
SN54L74,
SN54LS74A,
SN54S74,
SN7474,
SN74H74,
SN74LS74A,
SN74S74
74ls74a ic
SN54L74
|
74179 register ic
Abstract: IC 74178 74179 4 bit shift register
Text: TYPES SN54178, SN54179, SN74178, SN74179 4-BIT PARALLEL-ACCESS SHIFT REGISTERS D E C E M B E R 1 9 7 2 -R E V IS E D D E C E M B E R 1983 Typical Maximum Clock Frequency . . . 39 MHz • Three Operating Modes: S N 7 4 1 7 8 . . . J OR N P A C K A G E TO P V IE W
|
OCR Scan
|
PDF
|
SN54178,
SN54179,
SN74178,
SN74179
74179 register ic
IC 74178
74179 4 bit shift register
|
74LS622
Abstract: SN74LS XS620 SN74LS620
Text: TYPES SN54LS620 THRU SN54LS623, SN74LS620 THRU SN74LS623 OCTAL BUS TRANSCEIVERS D 2537, A U G U S T 1979 - R E V IS E D DECEM BER 1983 Bidirectional Bus Transceivers in High-Density 20-Pin Packages S N 54LS 620, S N 54LS 621, S N 54LS 622 S N 5 4 L S 6 2 3 . . . J PACKA GE
|
OCR Scan
|
PDF
|
SN54LS620
SN54LS623,
SN74LS620
SN74LS623
20-Pin
LS620
LS621
LS622
74LS622
SN74LS
XS620
|
NS32032-10
Abstract: NS32032 TI32081 TI32032T-2 ADF 5000
Text: TI32032T-2 HIGH P E R F O R M A N C E M IC R O P R O C ES S O R D 2 8 7 5 . A P R IL 1 9 8 5 . C H IP -C A R R IE R P A C K A G E High-Speed N M OS Technology T O P V IE W 32-Bit Architecture and Implementation with 24-B it Address 16-M egabyte Uniform Addressing Space
|
OCR Scan
|
PDF
|
TI32032T-2
D2875.
32-Bit
24-Bit
16-Megabyte
TI32000
NS32032-10
TI32032T-2
NS32032-10
NS32032
TI32081
ADF 5000
|
74LS21M
Abstract: No abstract text available
Text: TYPES SN54H21, SNS4LS21, SN74H21. SN74LS21 DUAL 4-INPUT POSITIVE-AND GATES R E V ISE D APRIL 198B S N 5 4 H 2 1 . . J P A C K A G E Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic D IP s S N 5 4 L S 2 1 . . J O R W P A C K A G E
|
OCR Scan
|
PDF
|
SN54H21,
SNS4LS21,
SN74H21.
SN74LS21
225Q12
74LS21M
|
Untitled
Abstract: No abstract text available
Text: TYPES SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS DECEM BER description DECEMBER 1983 S N 5 41 98 . . . J O R W P A C K A G E These 8 -b it s h ift registers are com patible w ith most S N 7 41 98 . . . J O R N P A C K A G E (TO P V IE W other T T L and MSI logic fam ilies. A ll inputs are
|
OCR Scan
|
PDF
|
SN54198,
SN54199,
SN74198,
SN74199
|
SN54AS181A
Abstract: SN54AS881A SN74AS181A SN74AS881A SN74AS882 SN74AS181 L-120 AB
Text: SN54A S181A, SN 54A S881A . SN 74A S181A , SN74A S881A ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS D 2 6 6 1 , DECEMBER 1 9 8 2 - REVISED A U G U S T 1985 Package O p tions Include th e 'A S 1 8 1 A in C o m p a ct 3 0 0 -m il or S ta n d a rd 6 0 0 -m il DIPs.
|
OCR Scan
|
PDF
|
SN54AS181A,
SN54AS881A,
SN74AS181
SN74AS881A
D2661,
AS181A
300-mil
600-mil
AS881A
SN54AS181A
SN54AS881A
SN74AS181A
SN74AS881A
SN74AS882
L-120 AB
|
Untitled
Abstract: No abstract text available
Text: TYPES SN54LS375, SN74LS375 4-BIT BISTABLE LATCHES O C T O B E R 1 9 7 6 —R E V IS E D D E C E M B E R Supply Voltage and Ground on Corner Pins To Simplify P-C Board Layout 1983 SN 54LS 375 JO R W P A C K A G E S N 7 4 L S 3 7 5 . . D. J OR N PACKAGE 1D C
|
OCR Scan
|
PDF
|
SN54LS375,
SN74LS375
|
82S105A
Abstract: 82S104 82S104A
Text: De | TEXAS INSTR {ASIC/MEM0RY3- 70 FIELD PROGRAMMABLE LOGIC 0 ^ 1 7 5 5 _DD3flb33 82S104A, 82S105A 16 X 48 X 8 FIELD PROGRAMMABLE LOGIC SEQUENCER JA N U A R Y -1986 8 2S 1 0 4A , 82S105A M SUFFIX . . , JD PACKAGE C SUFFIX . . . JD OR N PACKAGE Programmable Asynchronous Preset or
|
OCR Scan
|
PDF
|
DD3flb33
82S104A,
82S105A
82S104A/82S105A
82S104A
82S105A.
225Q12
82S104
82S104A
|
Untitled
Abstract: No abstract text available
Text: LINEAR INTEGRATED CIRCUITS TYPES uA711M, uA711C DUAL CHANNEL DIFFERENTIAL COMPARATORS WITH STROBES D 9 7 7 , FEBRUARY 1 9 7 1 -R E V IS E D OCTOBER 1979 J OR N DUAL-IN-LINE PACKAGE TOP VIEW Fast Response Times • Low Offset Characteristics • Output Compatible with Most TTL Circuits
|
OCR Scan
|
PDF
|
uA711M,
uA711C
pA711
jtA711C
uA711
uA711M
|
Untitled
Abstract: No abstract text available
Text: TEXAS INSTRUMENTS INC 40E » • fic1bl721 DDÔGSlb T ■ Till SM J4C 1024 1,048,576-BIT DYNAMIC RANDOM -ACCESS M EM ORY DECEMBER 1988 - 1 ,0 4 8 ,5 7 6 x 1 Organization REVISED DECEMBER 1989 JD PACKAGE TOP VIEW Single 5 -V Supply (1 0 % Tolerance) U l8 D vss
|
OCR Scan
|
PDF
|
1bl721
576-BIT
SMJ4C1024-10
SMJ4C1024-12
SMJ4C1024-15
|
74LS357
Abstract: 74LS355 54LS357 74LS356 sn 357
Text: TYPES SN54LS354, SN54LS355, SN54LS356, SN54LS357, SN74LS354, SN74LS355, SN74LS356, SN74LS357 -LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS/REGISTERS D 2 5 4 4 , J U L Y 19 7 9 - R E V I S E D A P R IL 1 9 8 5
|
OCR Scan
|
PDF
|
SN54LS354,
SN54LS355,
SN54LS356,
SN54LS357,
SN74LS354,
SN74LS355,
SN74LS356,
SN74LS357
LS354/LS355)
CLS356/LS357)
74LS357
74LS355
54LS357
74LS356
sn 357
|
|
SN74LS622
Abstract: SN54LS623 SN74LS620 D2537 SN54LS620 SN54LS621 SN54LS622 SN74LS623 LS620
Text: TYPES SN54LS620 THRU SN54LS623, SN74LS620 THRU SN74LS623 OCTAL BUS TRANSCEIVERS D 2 5 3 7 , A U G U S T 1979 - Bidirectional Bus Transceivers in High-Density 20-Pin Packages Local Bus-Latch C apability TO P V IE W g a b In v e r tin g 'L S 6 2 1 O p e n - C o lle c to r
|
OCR Scan
|
PDF
|
20-Pin
LS620
LS621
LS622
LS623
SN74LS622
SN54LS623
SN74LS620
D2537
SN54LS620
SN54LS621
SN54LS622
SN74LS623
|