Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    1TO20 Search Results

    1TO20 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    LVEP221

    Abstract: NB100LVEP221 NB100LVEP221FA NB100LVEP221FAR2
    Text: NB100LVEP221 2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver The NB100LVEP221 is a low skew 1-to-20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential


    Original
    PDF NB100LVEP221 NB100LVEP221 1-to-20 LVEP221 r14525 NB100LVEP221/D NB100LVEP221FA NB100LVEP221FAR2

    Untitled

    Abstract: No abstract text available
    Text: NB100LVEP221 2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver Description The NB100LVEP221 is a low skew 1-to-20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential


    Original
    PDF NB100LVEP221 NB100LVEP221 1-to-20 LVEP221 NB100LVEP221/D

    HALL SENSOR 2pin

    Abstract: Allegro Hall-Effect ICs dout2 1812 footprint hall effect sensor MAX9621 A1140EUA-T C2012X7R2A104K C4532X7R2A225K CMHD4448
    Text: 19-5062; Rev 0; 11/09 MAX9621 Evaluation Kit The MAX9621 evaluation kit EV kit is a fully assembled and tested circuit board that demonstrates the MAX9621 dual, 2-wire Hall-effect sensor interface with analog and digital outputs in a 10-pin FMAXM surface-mount


    Original
    PDF MAX9621 MAX9621 10-pin HALL SENSOR 2pin Allegro Hall-Effect ICs dout2 1812 footprint hall effect sensor A1140EUA-T C2012X7R2A104K C4532X7R2A225K CMHD4448

    CY2DP3120

    Abstract: CY2DP3120AI CY2DP3120AIT CY2DP3120AXI CY2DP3120AXIT MC100ES6221
    Text: FastEdge Series CY2DP3120 1:20 Differential Clock/Data Fanout Buffer Features Functional Description The CY2DP3120 is a low-skew, low propagation delay 1-to-20 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The


    Original
    PDF CY2DP3120 CY2DP3120 1-to-20 CY2DP3120AI CY2DP3120AIT CY2DP3120AXI CY2DP3120AXIT MC100ES6221

    MCC wiring diagram

    Abstract: powerflex 700 dc bus chokes Allen-Bradley 1336f powerflex 400 DC CHOKE 1336T HA2C Allen-Bradley 1336 impact mcc centerline 2100 2362HA centerline 2100 nema
    Text: Bulletin 2362 Digital AC Drives in CENTERLINE Motor Control Centers 1336 PLUS - Variable Frequency 1336 PLUS™ II 1336 FORCE - Vector Control 1336 IMPACT PowerFlex® 700 PowerFlex® 700S Bulletin 2362 Units Bulletin 2362HA 125HP Roll-Out Unit Selection Guide


    Original
    PDF 2362HA 125HP 2300H-SKG-30 2362-SG001A-EN-P MCC wiring diagram powerflex 700 dc bus chokes Allen-Bradley 1336f powerflex 400 DC CHOKE 1336T HA2C Allen-Bradley 1336 impact mcc centerline 2100 2362HA centerline 2100 nema

    Untitled

    Abstract: No abstract text available
    Text: NB100LVEP221 2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver The NB100LVEP221 is a low skew 1-to-20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential


    Original
    PDF NB100LVEP221 1-to-20 LVEP221 r14525 NB100LVEP221/D

    HMC613

    Abstract: sdlva 358 ez 802 HMC547 Application Note sdlva military resistors catalog military passive component HMC613LC4B HMC-C052 Radar Warning Receiver
    Text: Analog & Mixed-Signal ICs, Modules, Subsystems & Instrumentation Tiny SDLVAs Tackle 20-GHz Bandwidth TINY SDLVAS TACKLE 20 GHZ BANDWIDTH! FEATURED ARTICLE Wideband SDLVAs, 0.01 - 20 GHz Tiny SDLVAs Tackle 20-GHz Bandwidth ilitary system designers are often


    Original
    PDF 20-GHz HMC613 sdlva 358 ez 802 HMC547 Application Note sdlva military resistors catalog military passive component HMC613LC4B HMC-C052 Radar Warning Receiver

    CY2DP3120

    Abstract: CY2DP3120AI CY2DP3120AIT CY2DP3120AXI CY2DP3120AXIT MC100ES6221
    Text: FastEdge Series CY2DP3120 1:20 Differential Fanout Buffer Features Functional Description The CY2DP3120 is a low-skew, low propagation delay 1-to-20 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The


    Original
    PDF CY2DP3120 CY2DP3120 1-to-20 CY2DP3120AI CY2DP3120AIT CY2DP3120AXI CY2DP3120AXIT MC100ES6221

    QFN 64 8x8 PACKAGE TRAY

    Abstract: QFN-52 LVEP221 MC100EP221 NB100LVEP221 QFN 64 thermal resistance
    Text: NB100LVEP221 2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver Description The NB100LVEP221 is a low skew 1-to-20 differential clock driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The two clock inputs are differential


    Original
    PDF NB100LVEP221 NB100LVEP221 1-to-20 LVEP221 NB100LVEP221/D QFN 64 8x8 PACKAGE TRAY QFN-52 MC100EP221 QFN 64 thermal resistance

    ac dc distribution boards

    Abstract: CY2DP3120 CY2DP3120AI CY2DP3120AIT VCC-1695
    Text: FastEdge Series CY2DP3120 PRELIMINARY 1:20 Differential Clock Buffer/Driver Features Description • Twenty ECL/PECL differential outputs • Two ECL-/PECL-/HSTL-compatible differential clock inputs • Hot-swappable/-insertable • 50-ps output-to-output skew


    Original
    PDF CY2DP3120 50-ps 500-ps 10-ps 52-pin CY2DP3120 1-to-20 ac dc distribution boards CY2DP3120AI CY2DP3120AIT VCC-1695

    CY2DP3120

    Abstract: CY2DP3120AI CY2DP3120AIT CY2DP3120AXI CY2DP3120AXIT MC100ES6221
    Text: FastEdge Series CY2DP3120 1:20 Differential Clock/Data Fanout Buffer Features Functional Description The CY2DP3120 is a low-skew, low propagation delay 1-to-20 differential fanout buffer targeted to meet the requirements of high-performance clock and data distribution applications. The


    Original
    PDF CY2DP3120 CY2DP3120 1-to-20 CY2DP3120AI CY2DP3120AIT CY2DP3120AXI CY2DP3120AXIT MC100ES6221