0XD27F Search Results

0XD27F Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
PH6n Abstract: ph5n ph8n Contextual Info: SPEAR-09-P022 SPEAr Plus600 dual processor cores Preliminary Data Features • Dual ARM926EJ-S core @333MHz. ■ 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool.	Original	SPEAR-09-P022 Plus600 ARM926EJ-S 333MHz. 600KByte 128KByte 166MHz 32KByte 8/16bit 200MHz) PH6n ph5n ph8n	PDF
ph5n Abstract: "ph4n" ph6n UART TTL buffer ph0n DDRDATA11 kss3k Contextual Info: SPEAR-09-H122 SPEAr Head600 Preliminary Data Features • ARM926EJ-S core @333MHz. ■ 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool. ■ Multilayer AMBA 2.0 compliant Bus with fMAX	Original	SPEAR-09-H122 Head600 ARM926EJ-S 333MHz. 600KByte 128KByte 166MHz 32KByte 8/16bit 200MHz) ph5n "ph4n" ph6n UART TTL buffer ph0n DDRDATA11 kss3k	PDF
transistor PH6n Abstract: PH6N SPEAR-09-P022 ph5n ph4n ph8n Plus600 TA 8268 analog ARM926EJS ARM926EJ-S Contextual Info: SPEAR-09-P022 SPEAr Plus600 dual processor cores Preliminary Data Features • Dual ARM926EJ-S core @333 MHz ■ 600 Kbyte reconfigurable logic array with 88 dedicated general purposes I/Os, 9 LVDS channels and 128 Kbyte configurable internal memory pool	Original	SPEAR-09-P022 Plus600 ARM926EJ-S 8/16-bit transistor PH6n PH6N SPEAR-09-P022 ph5n ph4n ph8n TA 8268 analog ARM926EJS	PDF
PH6N Abstract: TRANSISTOR PH6N transistor ph4n Contextual Info: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Datasheet − production data Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16	Original	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1333 PH6N TRANSISTOR PH6N transistor ph4n	PDF
H122 Abstract: ph6n PH5N ph8n transistor PH6n ph7n ph4n ARMv5TEJ 0xE12 E31821 Contextual Info: SPEAR-09-H122 SPEAr Head600 Preliminary Data Features • ARM926EJ-S core @333MHz. ■ 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool. ■ Multilayer AMBA 2.0 compliant Bus with fMAX	Original	SPEAR-09-H122 Head600 ARM926EJ-S 333MHz. 600KByte 128KByte 166MHz 32KByte 8/16bit 200MHz) H122 ph6n PH5N ph8n transistor PH6n ph7n ph4n ARMv5TEJ 0xE12 E31821	PDF
transistor PH6n Abstract: transistor PH7n ph5n PH6N transistor ph4n transistor ph0n ph7n ph1n lk1 K20 transistor ph5n Contextual Info: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16 Kbytes data cache ■ High performance 8-channel DMA	Original	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1333 transistor PH6n transistor PH7n ph5n PH6N transistor ph4n transistor ph0n ph7n ph1n lk1 K20 transistor ph5n	PDF
TRANSISTOR PH6N Abstract: ph6n transistor PH7n ph5n transistor ph5n transistor ph4n transistor ph0n ph7n M95xx "ph4n" Contextual Info: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Datasheet − production data Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16	Original	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1333 TRANSISTOR PH6N ph6n transistor PH7n ph5n transistor ph5n transistor ph4n transistor ph0n ph7n M95xx "ph4n"	PDF
PH6N Abstract: ph4n PH5N h122 transistor PH7n ph8n E31821 transistor PH6n "ph4n" ARMv5TEJ Contextual Info: SPEAR-09-H122 SPEAr Head600 Preliminary Data Features • ARM926EJ-S core @333 MHz ■ 600 Kbyte reconfigurable logic array with 88 dedicated general purposes I/Os, 9 LVDS channels and 128 Kbyte configurable internal memory pool ■ Multilayer AMBA 2.0 compliant bus with fMAX	Original	SPEAR-09-H122 Head600 ARM926EJ-S 8/16-bit PH6N ph4n PH5N h122 transistor PH7n ph8n E31821 transistor PH6n "ph4n" ARMv5TEJ	PDF
transistor ph4n Abstract: N/smd transistor ph4n Contextual Info: SPEAr600 Embedded MPU with dual ARM926 core, flexible memory support, powerful connectivity features and programmable LCD interface Features • Dual ARM926EJ-S core up to 333 MHz: – Each with 16 Kbytes instruction cache + 16 Kbytes data cache ■ High performance 8-channel DMA	Original	SPEAr600 ARM926 ARM926EJ-S 8/16-bit DDR1400 transistor ph4n N/smd transistor ph4n	PDF
ph6n Abstract: transistor PH6n SPEAR-09-P022 TA 8268 analog ta 8268 transistor ph0n p022 UART TTL buffer ARM926EJ-S electrical characteristic PH5N Contextual Info: SPEAR-09-P022 SPEAr Plus600 dual processor cores Preliminary Data Features • Dual ARM926EJ-S core @333MHz. ■ 600KByte reconfigurable logic array with 88 dedicated General purposes I/Os, 9 LVDS channels and 128KByte configurable internal memory pool.	Original	SPEAR-09-P022 Plus600 ARM926EJ-S 333MHz. 600KByte 128KByte 166MHz 32KByte 8/16bit 200MHz) ph6n transistor PH6n SPEAR-09-P022 TA 8268 analog ta 8268 transistor ph0n p022 UART TTL buffer ARM926EJ-S electrical characteristic PH5N	PDF
ph4n Abstract: PH5N ph6n transistor PH6n DDR2-333 H122 ph8n transistor PH7n tms1040 V/transistor ph4n Contextual Info: SPEAR-09-H122 SPEAr Head600 Preliminary Data Features • ARM926EJ-S core @333 MHz ■ 600 Kbyte reconfigurable logic array with 88 dedicated general purposes I/Os, 9 LVDS channels and 128 Kbyte configurable internal memory pool ■ Multilayer AMBA 2.0 compliant bus with fMAX	Original	SPEAR-09-H122 Head600 ARM926EJ-S 8/16-bit ph4n PH5N ph6n transistor PH6n DDR2-333 H122 ph8n transistor PH7n tms1040 V/transistor ph4n	PDF