Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    0139B Search Results

    SF Impression Pixel

    0139B Price and Stock

    Tusonix CER0139B

    CER FILTER 1.227GHZ BAND PASS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CER0139B Reel
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    VPG Transducers Y4942V0139BB0L

    RES NTWRK 2 RES MULT OHM RADIAL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey Y4942V0139BB0L Bulk 25
    • 1 -
    • 10 -
    • 100 $56.62
    • 1000 $56.62
    • 10000 $56.62
    		Buy Now
    Avnet Americas Y4942V0139BB0L Bulk 25
    • 1 -
    • 10 -
    • 100 $45.7608
    • 1000 $35.061
    • 10000 $35.061
    		Buy Now

    Darfon Corporation C0603NP0139BFTS

    CAP CER 1.3PF 25V C0G/NP0 0201
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey C0603NP0139BFTS Reel 300,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Darfon Corporation C1005NP0139BGTS

    CAP CER 1.3PF 50V C0G/NP0 0402
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey C1005NP0139BGTS Reel 200,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Coolgear Inc CM-210139BKBSTK

    10Ft Computer Power Cord 5-15P t
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CM-210139BKBSTK 1
    • 1 $24.88
    • 10 $22.39
    • 100 $19.9
    • 1000 $19.9
    • 10000 $19.9
    		Buy Now
    Find more 0139B price and stock on Findchips.com

    0139B Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    0139-B RAF Electronic Hardware CAPTIVE PANELPLAIN BRASS7/16HD X Original PDF

    0139B Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    IrLPBaud16

    Abstract: UART DESIGN 16C550 5964-0245E
    Text: ARM PrimeCell UART PL010 Technical Reference Manual ARM DDI 0139B ARM PrimeCell™ UART (PL010) Technical Reference Manual Copyright ARM Limited 1999. All rights reserved. Release information Change history Description Issue Change November 1998 A


    Original     		PL010) 0139B IrLPBaud16 UART DESIGN 16C550 5964-0245E PDF

    ISPLSI 2032A-180LTN44

    Abstract: 2032A 44-PIN 2032A-135LT441 2032A-80Ltn
    Text: LeadFree Package Options Available! ispLSI 2032/A In-System Programmable High Density PLD Features Functional Block Diagram • ENHANCEMENTS S Logic Array A6 D Q D Q A5 D Q EW Input Bus GLB A4 0139Bisp/2000 FO R N fmax = 180 MHz Maximum Operating Frequency


    Original     		2032/A 0139Bisp/2000 2032/A 032A-80LJN44I 032A-80LTN44I 032A-80LTN48I 44-Pin 48-Pin ISPLSI 2032A-180LTN44 2032A 2032A-135LT441 2032A-80Ltn PDF

    ISPLSI 2032A-180LTN44

    Abstract: 80LT44 2032A 2032E 44-PIN 48-PIN ISPLSI 2032A-110LTN44
    Text: LeadFree Package Options Available! ispLSI 2032/A In-System Programmable High Density PLD Features Functional Block Diagram • ENHANCEMENTS GLB Logic Array A6 D Q D Q A5 D Q EW A4 0139Bisp/2000 FO R N fmax = 180 MHz Maximum Operating Frequency tpd = 5.0 ns Propagation Delay


    Original     		2032/A 0139Bisp/2000 48-Pin 2032/A 032A-80LJN44I 032A-80LTN44I 032A-80LTN48I 44-Pin ISPLSI 2032A-180LTN44 80LT44 2032A 2032E ISPLSI 2032A-110LTN44 PDF

    16C550

    Abstract: PL010
    Text: ARM PrimeCell UART PL010 Technical Reference Manual Copyright 1998-1999 ARM Limited. All rights reserved. ARM DDI 0139B ARM PrimeCell Technical Reference Manual Copyright © 1998-1999 ARM Limited. All rights reserved. Release Information Change history


    Original     		PL010) 0139B 16C550 PL010 PDF

    ESPC

    Abstract: DDI0100E laptop IDE CD-ROM
    Text: ARM Developer Suite Version 1.2 Installation and License Management Guide Copyright 2000, 2001 ARM Limited. All rights reserved. ARM DUI 0139B ARM Developer Suite Installation and License Management Guide Copyright © 2000, 2001 ARM Limited. All rights reserved.


    Original     		0139B ESPC DDI0100E laptop IDE CD-ROM PDF

    ispLSI2032

    Abstract: No abstract text available
    Text: LeadFree Package Options Available! ispLSI 2032/A In-System Programmable High Density PLD Features Functional Block Diagram • ENHANCEMENTS GLB Logic Array A6 D Q D Q A5 D Q EW A4 0139Bisp/2000 FO R N fmax = 180 MHz Maximum Operating Frequency tpd = 5.0 ns Propagation Delay


    Original     		2032/A 44-Pin 48-Pin 2-0041C/2032 2032/A 032A-80LJN44I 032A-80LTN44I 032A-80LTN48I ispLSI2032 PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2032/A In-System Programmable High Density PLD Features Functional Block Diagram • ENHANCEMENTS GLB Logic Array A6 D Q D Q A5 D Q EW A4 0139Bisp/2000 R N fmax = 180 MHz Maximum Operating Frequency tpd = 5.0 ns Propagation Delay Description FO • IN-SYSTEM PROGRAMMABLE


    Original     		2032/A 2032-150LJ 2032-150LT44 2032-150LT48 2032-135LJ 2032-135LT44 2032-135LT48 2032-110LJ 2032-110LT44 2032-110LT48 PDF

    44-PIN

    Abstract: 20041a 2032A isp 2032 SE 135 pin configuration
    Text: ispLSI 2032/A In-System Programmable High Density PLD Features Functional Block Diagram • ENHANCEMENTS GLB Logic Array A6 D Q D Q A5 D Q EW A4 0139Bisp/2000 R N fmax = 180 MHz Maximum Operating Frequency tpd = 5.0 ns Propagation Delay Description FO • IN-SYSTEM PROGRAMMABLE


    Original     		2032/A 0139Bisp/2000 2032-135LJ 2032-135LT44 2032-135LT48 2032-110LJ 2032-110LT44 2032-110LT48 2032-80LJ 2032-80LT44 44-PIN 20041a 2032A isp 2032 SE 135 pin configuration PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2064E In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect


    Original     		2064E 00-Pin 766A-2064E 0212/2064E 2064E 2064E-200LT100 100-Pin 2064E-135LT100 PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2032V/LV 3.3V High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — fmax = 100 MHz Maximum Operating Frequency tpd = 7.5 ns Propagation Delay A1 A2 D Q GLB A6 D Q D Q A5 D Q A3 A4


    Original     		032V/LV 0139Bisp/2000 44-Pin 032V-80LT44 2032LV-80LT44* 032V-60LJ44 2032LV-60LJ* PDF

    2032LV

    Abstract: PT12 0138a 0031e 0034B ispLSI1000 isplsi architecture
    Text: 2000, 2000E and 2000V Family Architectural Description global GLB clock input signals CLK0, CLK1, and CLK2. These three clocks are used for clocking all the GLBs configured as registers in the device. They feed directly to the GLB clock input via a clock multiplexer. CLK0 is


    Original     		2000E t20ptxor) 2-0042-16/2K 2032-135L. 2032LV PT12 0138a 0031e 0034B ispLSI1000 isplsi architecture PDF

    lattice 1016-60LJ

    Abstract: 5962-9476201MXC 1016-80lj 1016-60 1016-60LH ISPLSI 1016-60LJ Lattice 1016-80LJ 0123A-isp1016 ISP1016
    Text: ispLSI 1016 Device Datasheet September 2010 All Devices Discontinued! Product Change Notifications PCNs have been issued to discontinue all devices in this data sheet. The original datasheet pages have not been modified and do not reflect those changes.


    Original     		1016-60LJ 1016-80LJ 1016-90LJ 1016-110LJ 1016-60LJI 1016-60LT44 1016-80LT44 1016-90LT44 1016-60LT44I 1016-60LH/883 lattice 1016-60LJ 5962-9476201MXC 1016-80lj 1016-60 1016-60LH ISPLSI 1016-60LJ Lattice 1016-80LJ 0123A-isp1016 ISP1016 PDF

    1016-60

    Abstract: 5962-9476201MXC isPLSI1016
    Text: ispLSI 1016/883 In-System Programmable High Density PLD Functional Block Diagram D D EV IS I C CE O PC NT H A N IN S #0 U B 5A ED EE -1 P N 0 ER • HIGH-DENSITY PROGRAMMABLE LOGIC — High-Speed Global Interconnect — 2000 PLD Gates — 32 I/O Pins, Four Dedicated Inputs


    Original     		0212-80B-isp1016 MILITARY/883 1016-60LH/883 5962-9476201MXC 44-Pin 2-0041-16-isp1016 1016-60 5962-9476201MXC isPLSI1016 PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2064V 3.3V High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC • • Global Routing Pool GRP Input Bus A0 A1 A2 B5 Logic Array B3 B2 D Q GLB B4 D Q B1 D Q D Q Input Bus B6 B7 Output Routing Pool (ORP)


    Original     		44-Pin 064V-80LJ84 84-Pin 064V-80LT100 100-Pin 064V-80LJ44 064V-80LT44 064V-60LJ84 PDF

    7486 XOR GATE

    Abstract: circuit diagram of half adder using IC 7486 7486 2-input xor gate ic 7486 XOR GATE pin configuration IC 7486 pin configuration of 7486 IC vhdl code for vending machine pin DIAGRAM OF IC 7486 data sheet IC 7408 laf 0001
    Text: Lattice Semiconductor Handbook 1994 Click on one of the following choices: • Table of Contents • How to Use This Handbook • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. Lattice Semiconductor Handbook 1994 i Copyright © 1994 Lattice Semiconductor Corporation.


    Original     		PDF

    PLSI 1016-60LJ

    Abstract: PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT
    Text: Lattice Semiconductor Data Book 1996 Click on one of the following choices: • Table of Contents • Data Book Updates & New Products • Go to Main Menu 1996 Lattice Semiconductor Corporation. All rights reserved. ispLSI and pLSI Product Index Pins Density


    Original     		1016E 1032E 20ters 48-Pin 304-Pin PLSI 1016-60LJ PAL 007 pioneer pal16r8 programming algorithm PAL 008 pioneer lattice 1016-60LJ ISP Engineering Kit - Model 100 PLSI-2064-80LJ GAL16v8 programmer schematic GAL programming Guide ispLSI 2064-80LT PDF

    2032VE

    Abstract: 2032ve110lb 49-BALL 2032VE110
    Text: ispLSI 2032VE 3.3V In-System Programmable High Density SuperFAST PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC — — — — — A2 D Q GLB Logic Array A7 A6 D Q D Q A5 D Q Input Bus Input Bus A1 A3 • HIGH PERFORMANCE E2CMOS® TECHNOLOGY


    Original     		2032VE 0139Bisp/2000 Impl44 2032VE-180LB49 48-Pin 44-Pin 49-Ball 2032VE-135LT44 2032VE-135LT48 2032VE 2032ve110lb 2032VE110 PDF

    2064VE

    Abstract: 2064VL
    Text: ispLSI 2064VL 2.5V In-System Programmable SuperFAST High Density PLD Features Functional Block Diagram • SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC • • • Input Bus Output Routing Pool ORP Input Bus A1 Logic Array B3 B2 D Q GLB B4 D Q B1 D Q


    Original     		2064VL Compatible64VL-135LT100 100-Pin 2064VL-135LB100 100-Ball 2064VL-135LJ44 44-Pin 2064VL-135LT44 2064VL-100LT100 2064VE 2064VL PDF

    2032E

    Abstract: No abstract text available
    Text: ispLSI 2032E In-System Programmable SuperFAST High Density PLD Functional Block Diagram Input Bus ® • HIGH PERFORMANCE E CMOS TECHNOLOGY — fmax = 225 MHz Maximum Operating Frequency — tpd = 3.5 ns Propagation Delay — TTL Compatible Inputs and Outputs


    Original     		2032E 48-Pin 2032E-200LJ44* 44-Pin 2032E-200LT44* 2032E-200LT48* 2032E PDF

    K614

    Abstract: 2128VE
    Text: ispLSI 2128VE 3.3V In-System Programmable SuperFAST High Density PLD Functional Block Diagram* • 3.3V LOW VOLTAGE 2128 ARCHITECTURE — Interfaces with Standard 5V TTL Devices • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 250MHz Maximum Operating Frequency


    Original     		2128VE 250MHz 2128VE-135LB208 208-Ball 2128VE-135LT100 100-Pin 2128VE-135LB100 100-Ball 2128VE-100LT176 176-Pin K614 2128VE PDF

    2032LV

    Abstract: TMS3534
    Text: ispLSI 2032V/LV 3.3V High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — fmax = 100 MHz Maximum Operating Frequency tpd = 7.5 ns Propagation Delay A1 A2 D Q GLB A6 D Q D Q A5 D Q A3 A4


    Original     		032V/LV 0139Bisp/2000 2032LV TMS3534 PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI and pLSI 2064V ® High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 and 32 I/O Pin Versions, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State


    Original     		PDF

    44-PIN

    Abstract: 48-PIN
    Text: ® ispLSI and pLSI 2032 High Density Programmable Logic Features Functional Block Diagram • HIGH DENSITY PROGRAMMABLE LOGIC — — — — — • HIGH PERFORMANCE E CMOS TECHNOLOGY fmax = 180 MHz Maximum Operating Frequency tpd = 5.0 ns Propagation Delay


    Original     		PDF

    Untitled

    Abstract: No abstract text available
    Text: ispLSI 2128V 3.3V High Density Programmable Logic Features Functional Block Diagram* • HIGH DENSITY PROGRAMMABLE LOGIC 2 Output Routing Pool ORP — Interfaces with Standard 5V TTL Devices — The 128 I/O Pin Version is Fuse Map Compatible with 5V ispLSI 2128


    Original     		176-Pin 128V-80LQ160 160-Pin 128V-80LT100 100-Pin 128V-80LJ84 84-Pin 128V-60LT176 128V-60LQ160 PDF