MS24264
Abstract: MS24265 mil-std-417 CN09 CN0944 *mdt 1692 MS2426 z323 Cinch series 26 SC715B
Text: 0 9 /1 1 /0 2 1 3 :3 5 NO.9 1 9 I D13 DRAWING REVISIONS REV AP? DOCUMENT A B REVISED PER ECN 92D0SS R e s C REVtSEO PER ECN REVISED PER ECN 92RJS5 R E G flSff+45 DATE 8 /2 5 /9 2 2/3/33 R E S 3 /2 /3 5 D REVISED PER ECN 00*233 R E G 7 /1 7 /0 0 E REVISED PER ECN OIRSOfl
|
OCR Scan
|
92D0SS
92RJS5
MIL-C-26500,
conneS24264
CN0944H
CN0944
MS24264
MS24265
mil-std-417
CN09
CN0944
*mdt 1692
MS2426
z323
Cinch series 26
SC715B
|
PDF
|
Transistor BC 227
Abstract: No abstract text available
Text: ML.Ö5711 DDObñBD T 3 3 VPX 3225D, VPX 3224D PRELIMINARY DATA SHEET Contents Page Section Title 5 5 1. 1.1. Introduction System Architecture 9 9 9 10 10 10 11 11 12 12 13 14 15 16 16 16 17 17 17 18 20 20 20 21 21 22 24 24 24 24 24 26 27 28 28 29 29 2. 2.1.
|
OCR Scan
|
3225D,
3224D
XT1750
HC49U
4bfl2711
4b02711
Transistor BC 227
|
PDF
|
986 t04
Abstract: HIFN AG07 1155 PINmap 10SC1 AE26 AL01 AN32 B320 C4242
Text: -to view this document. enable JavaScript and -JavaScript must be enabledHifn 5NP4G-B Network Please Processor - reopen the document. -Boundary Scan Description Language - Boundary Scan Description Language IEEE P1149.1b
|
Original
|
P1149
DDM-0056-00
986 t04
HIFN
AG07
1155 PINmap
10SC1
AE26
AL01
AN32
B320
C4242
|
PDF
|
s1d1374
Abstract: BC 148 L s1d13748 S1D13748B00
Text: S1D13748B00 Mobile Graphics Engine Hardware Functional Specification Document Number: X80A-A-001-01 Status: Revision 1.03 - EPSON CONFIDENTIAL Creation Date: 2005/11/26 Issue Date: 2007/09/14 SEIKO EPSON CORPORATION 2005-2007. All Rights Reserved. Information in this document is subject to change without notice. You may download and use this document, but only for your own use in
|
Original
|
S1D13748B00
X80A-A-001-01
X80A-A-001-00
S1D13748SpecRev0
X80A-A-001-01
s1d1374
BC 148 L
s1d13748
|
PDF
|
s1d13748
Abstract: S1D13748F S1D13748B E76581 3" wqvga 37 pin LCD pinout s1d1374 X80A-A-001-01 R05D12 S1D13748B00
Text: S1D13748 Mobile Graphics Engine Hardware Functional Specification Document Number: X80A-A-001-01 Status: Revision 1.4 Creation Date: 2005/11/26 Issue Date: 2010/06/11 SEIKO EPSON CORPORATION 2005-2010. All Rights Reserved. Information in this document is subject to change without notice. You may download and use this document, but only for your own use in
|
Original
|
S1D13748
X80A-A-001-01
X80A-A-001-00
S1D13748SpecRev0
S1D13748
S1D13748F
S1D13748B
E76581
3" wqvga 37 pin LCD pinout
s1d1374
X80A-A-001-01
R05D12
S1D13748B00
|
PDF
|
TW2880
Abstract: TW2864
Text: Techwell Application Note 1659 TW2880P-BC2-GR Chip Application Note Table of Contents Section 1: Clockgen and PLL . 11
|
Original
|
TW2880P-BC2-GR
/tw2880/disp
/tw2880/rec
TW2880
TW2864
|
PDF
|
ST-M40
Abstract: No abstract text available
Text: PH AST-12 Device Programmable, High-Performance ATM/Packet/Transmission SONET/SDH Terminator for Level 12 TXC-06112 DATA SHEET PRELIMINARY DESCRIPTION Integrated clock recovery and synthesis fo r four O C -3c/STM -1 sig n a ls or one O C -1 2 /O C -1 2 c/
|
OCR Scan
|
AST-12
TXC-06112
-12/S
800-521-CORE
TXC-06112-MB
ST-M40
|
PDF
|
PIR 203B
Abstract: 4312 020 36643 lcd power board schematic hp 1502 lcd power board schematic APS 254 TCS 3414 MOTOROLA SOC 124A lcd power board schematic APS 252 ISO13239 h19 0549 9 ADM 3053
Text: PHAST-12 Device Programmable, High-Performance ATM/Packet/Transmission SONET/SDH Terminator for Level 12 TXC-06112 DATA SHEET PRELIMINARY DESCRIPTION FEATURES • Integrated clock recovery and synthesis for four OC-3c/STM-1 signals or one OC-12/OC-12c/ STM-4/STM-4c signal
|
Original
|
PHAST-12
TXC-06112
OC-12/OC-12c/
OC-12/STM-4
OC-48/STM-16
STS-12c/STM-4c
TXC-06112-MB
PIR 203B
4312 020 36643
lcd power board schematic hp 1502
lcd power board schematic APS 254
TCS 3414
MOTOROLA SOC 124A
lcd power board schematic APS 252
ISO13239
h19 0549 9
ADM 3053
|
PDF
|
LP1 K06
Abstract: LP1 K09 X2060 ppc jtag "Border Gateway Protocol"
Text: â IBM PowerNP NP4GS3 Network Processor Preliminary May 18, 2001 â 0.1 Copyright and Disclaimer Ó Copyright International Business Machines Corporation 1999, 2001 All Rights Reserved US Government Users Restricted Rights - Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.
|
Original
|
|
PDF
|
X7800
Abstract: IBM powerpc 405gp riscwatchdebugger RISCTrace LP1 K09 405GP IBM32NPR161EPXCAD133 SA-27E Storage Works x3800 Storage Gateway TBA 2800 7493 counter CASCADE RESET
Text: â IBM PowerNP NP4GS3 Network Processor Preliminary May 18, 2001 â 0.1 Copyright and Disclaimer Ó Copyright International Business Machines Corporation 1999, 2001 All Rights Reserved US Government Users Restricted Rights - Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.
|
Original
|
|
PDF
|
motorola g18 pin configration
Abstract: lcd power board schematic APS 254 lcd power board schematic APS 252 GR-1400 2c39 386D pin configuration TCS 3414 HT 12E APPLICATION aph3 4312 020 36643
Text: PHAST -12E Device Programmable, High-Performance ATM/PPP/TDM SONET/SDH Terminator for Level 12 with Enhanced Features TXC-06212 DATA SHEET • Supports simultaneous termination of ATM, POS, and TDM Time Division Multiplexed, e.g., VT1.5, VC-4 etc. traffic
|
Original
|
TXC-06212
STS-12/STS-12c/STM-4/STM-4c,
STS-12/STS-12c/STM-4/STM-4c
STS-12,
TXC-06212-MB,
motorola g18 pin configration
lcd power board schematic APS 254
lcd power board schematic APS 252
GR-1400
2c39
386D pin configuration
TCS 3414
HT 12E APPLICATION
aph3
4312 020 36643
|
PDF
|
lcd power board schematic APS 254
Abstract: k 3869 AUN n SFH 903 2822 A03 H1339 SFH 3500 HT-234 tms 3848 nc
Text: PHAST-12E Device Programmable, High-Performance ATM/PPP/TDM SONET/SDH Terminator for Level 12 with Enhanced Features TXC-06212 DESCRIPTION • Supports simultaneous termination of ATM, POS, and TDM Time Division Multiplexed, e.g., VT1.5, VC-4 etc. traffic
|
Original
|
PHAST-12E
TXC-06212
STS-12/STS-12c/STM-4/STM-4c,
STS-48/STM-16
STS-12/STS-12c/STM-4/STM-4c
TXC-06212-MB
lcd power board schematic APS 254
k 3869
AUN n
SFH 903
2822 A03
H1339
SFH 3500
HT-234
tms 3848 nc
|
PDF
|
LFXP2-5E-5QN208C
Abstract: ld33 LFXP2-5E-5M132C XP2 LFXP2-5E-5QN208C LD33 F LFXP2-5E lfxp2-8E lattice xp2 LFXP2-8E-5QN208C IPUG35
Text: LatticeXP2 Family Handbook HB1004 Version 02.4, May 2009 LatticeXP2 Family Handbook Table of Contents May 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1130
TN1136
TN1137
TN1138
TN1141
LFXP2-5E-5QN208C
ld33
LFXP2-5E-5M132C
XP2 LFXP2-5E-5QN208C
LD33 F
LFXP2-5E
lfxp2-8E
lattice xp2
LFXP2-8E-5QN208C
IPUG35
|
PDF
|
ISA CODE VHDL
Abstract: 16x4 ram VERILOG IPUG35
Text: LatticeXP2 Family Handbook HB1004 Version 02.3, January 2009 LatticeXP2 Family Handbook Table of Contents January 2009 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1130
TN1141
TN1143,
ISA CODE VHDL
16x4 ram VERILOG
IPUG35
|
PDF
|
|
LFXP2_8E_5FT256C
Abstract: ld33 LD33 V LD33 e LD41 lfxp2-8E LFXP2-8E-6FT256C verilog code for correlator LVCMOS25 3 tap fir filter based on mac vhdl code
Text: LatticeXP2 Family Handbook HB1004 Version 02.5, February 2010 LatticeXP2 Family Handbook Table of Contents February 2010 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1126
TN1130
TN1136
TN1138
TN1141
LFXP2_8E_5FT256C
ld33
LD33 V
LD33 e
LD41
lfxp2-8E
LFXP2-8E-6FT256C
verilog code for correlator
LVCMOS25
3 tap fir filter based on mac vhdl code
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LatticeXP2 Family Handbook HB1004 Version 01.7, April 2008 LatticeXP2 Family Handbook Table of Contents April 2008 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1137
TN1130
TN1136
|
PDF
|
H203F
Abstract: MARKING 302D HT-234
Text: â SONET/SDH Framer with Integrated Ser/Des CRU Databook â Copyright and Disclaimer Copyright International Business Machines Corporation 1999. All Rights Reserved Printed in the United States of America August 1999 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.
|
Original
|
IBM3009K2672
H203F
MARKING 302D
HT-234
|
PDF
|
lfxp2-40e
Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
Text: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1144
TN1220.
TN1143
lfxp2-40e
LVCMOS25
LD48
LFXP2-17E-5FTN256C
ispLEVER project Navigator route place
LFXP2-5E-5QN
IPUG35
LFXP2-8E
|
PDF
|
IPUG35
Abstract: No abstract text available
Text: LatticeXP2 Family Handbook HB1004 Version 03.1, July 2011 LatticeXP2 Family Handbook Table of Contents July 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1136
TN1138
TN1141
TN1137
IPUG35
|
PDF
|
dqs detect
Abstract: verilog code pipeline ripple carry adder PLC programming toshiba t1 lattice xp2-5e DOB80
Text: LatticeXP2 Family Handbook HB1004 Version 03.2, January 2012 LatticeXP2 Family Handbook Table of Contents January 2012 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1
|
Original
|
HB1004
TN1136
TN1138
TN1141
TN1137
dqs detect
verilog code pipeline ripple carry adder
PLC programming toshiba t1
lattice xp2-5e
DOB80
|
PDF
|
MB91467
Abstract: power module sv1 3102 4808b 08B8H programmer schematic ICD2 W03 sot 23-3 ocs ctc MB91F467 MB91F467RA BD 464H
Text: FUJITSU SEMICONDUCTOR CONTROLLER MANUAL CM71-10133-1E FR Family 32-BIT MICROCONTROLLER MB91461 MB91F467R HARDWARE MANUAL FR Family 32-BIT MICROCONTROLLER MB91461 MB91F467R HARDWARE MANUAL Be sure to refer to the “Check Sheet” for the latest cautions on development.
|
Original
|
CM71-10133-1E
32-BIT
MB91461
MB91F467R
MB91461,
MB91F467RA,
MB91F467RB
MB91467
power module sv1 3102
4808b
08B8H
programmer schematic ICD2
W03 sot 23-3
ocs ctc
MB91F467
MB91F467RA
BD 464H
|
PDF
|
SCR TAG 665 600
Abstract: scr ctc 313 W07 sot 23 DDR-103 1E71H MB91F467R P08027 MB91F467RA
Text: Corporate names revised in the documents The Fujitsu Limited reorganized its LSI business into a wholly owned subsidiary, the Fujitsu Microelectronics Limited on March 21, 2008. The corporate names “Fujitsu” and “Fujitsu Limited” described all in this document have been
|
Original
|
CM71-10133-1E
32-BIT
MB91461
MB91F467R
0018H)
MB91461/MB91F467R
SCR TAG 665 600
scr ctc 313
W07 sot 23
DDR-103
1E71H
P08027
MB91F467RA
|
PDF
|
PPC405D4
Abstract: IBM powerpc 405gp NP4GS3 PVA c17 13n07 LP1 K09 marking a00b TDA 2040 XC5 539 405GP
Text: IBM PowerNP NP2G Network Processor Preliminary February 12, 2003 0.1 Copyright and Disclaimer Copyright International Business Machines Corporation 2003 All Rights Reserved US Government Users Restricted Rights - Use, duplication or disclosure restricted by GSA ADP Schedule Contract with IBM Corp.
|
Original
|
IBM32NP160EPXCAA133.
PPC405D4
IBM powerpc 405gp
NP4GS3
PVA c17
13n07
LP1 K09
marking a00b
TDA 2040
XC5 539
405GP
|
PDF
|
D1 3009k
Abstract: 6 pin 2D 1002 ring COUNTER
Text: IBM3009K2672 IBM SONET/SDH Framer Features • Integrated clock recovery and synthesis for four OC-3c/STM-1 signals or one OC-12/OC-12c/ STM-4/STM-4c signal • OC-12/STM-4 or quad OC-3c/STM-1 framing and performance monitoring • Expansion port for OC-48/STM-16 operation
|
OCR Scan
|
IBM3009K2672
OC-12/OC-12c/
OC-12/STM-4
OC-48/STM-16
STS-12c/STM-4c
3009K
D1 3009k
6 pin 2D 1002 ring COUNTER
|
PDF
|